



FIG. 1 (PRIOR ART)





DATA ON SYSTEM BUS 105 105 11 10 01 00 301 D C В Α 302 Н Ε F G 303 L K 1 J 304 Р 0 М Ν 305 S Т R Q 306 X W $\overline{\mathsf{V}}$ U 307 Y Ζ Х Х FIG. 4

		DATA TO M	EMORY 104		
404	00	01	10	11	104
401 402 403 404 405 406 407 408	Х	X	Х	Α	
	В	С	D	E	
	F	G	Н		
	J	K	L	M	
	N	0	P	Q	
	R	S	Т	U	
	V	W	Х	Y	
	Z	Х	Х	Х	

FIG. 5




FIG. 6





FIG. 7



ω FIG.




FIG. 9





FIG. 10



	D	ATA IN MAIN	MEMORY 10)4	
ADDR	00	01	10	11	104
A1	Х	Α	В	С	
A2	D	E	F	G	
A3	Н	I	J	K	
A4	L	М	N	0	
A5	Р	Q	х	х	
A6	X	х	х	х	

FIG. 12

DATA, ADDRESS AND BYTE-ENABLES ON SYSTEM BUS 105

ADDR	00	01	10	11	BE	105
A1	X	х	×	х	0000	
A1	Α	В	С	D	1111	
A2	E	F	G	Н	1111	7
A3	l	J	K	L	1111	
A4	М	N	0	Р	1111	
A5	Q	х	Х	х	1000	

FIG. 13

DATA AND BYTE ENABLES RECEIVED BY SLAVE PERIPHERAL 113

00	01	10	11	BE	113
X	Х	Х	Х	0000	
X	Х	Х	А	0001	
В	С	D	Е	1111	
F	G	Н	I	1111	
J	K	L	М	1111	
N	0	Р	Q	1111	

FIG. 14




FIG. 15